Abstract-The time-recursive computation has been proven a particularly useful tool in real-time data compression, in transform domain adaptive filtering, and in spectrum analysis. Unlike the FFT-based ones, the time-recursive architectures require only local communication. Also, they are modular and regular, thus they are very appropriate for VLSI implementation and they allow a high degree of parallelism. In this two-part paper, we establish an architectural framework for parallel time-recursive computation. We clonsider a class of linear operators that consists of the discrete time, time invariant, compactly supported, but otherwise arbitrary kernel functions. We show that the structure of the realization of a given linear operator is dictated by the decomposition of the latter with respect to proper basis functions. An optimal way for carrying out this decomposition is demonstrated. The parametric forms of the basis functions are identified and their properties pertinent to the architecture design are studied. A library of architectural building modules capable of realizing these functions is developed. An analysis of the implementatioin complexity for the aforementioned modules is conducted. Based on this framework, the time-recursive architecture of a given h e a r operator can be derived in a systematic routine way.
I. INTRODUCTION
HE discipline of time-recursive computation embraces a number of algorithms and architectures introduced in the context of diverse applications and under different names. First, the Goertzel algorithms (or Goertzel filters), introduced in 1958 [14] and later explored by other researchers [2] , [3] , [ 151, can be used €or implementing an N-point discrete Fourier transform (DFT) in cases where only a small subset of the N-frequency components is desired [29] . During the last two decades, the running transforms have been used in ffequency domain filtering [31] and transform domain adaptive filtering [4] . Several data transforms, such as the DFT, DCT, DST, and variations of them have been employed for accelerating the convergence and improving the performance in applications such as channel equalization, echo cancellation, adaptive line enhancing, and others [4] , [9] , [281, 1381, [271, [151. The advantage of the running algorithms over the fast algorithms is that for N consequitive evaluations of an N-point sliding transform the computational complexity is 0 ( N 2 ) compared to O(N2 log, N ) for the fast algorithm implementation. The same rationale applies for realizing the sliding transforms that are used in spectrum analysis, the DFT being the most popular among them [31] , [4] . A nonsinusoidal transform used in this context was realized in a time-recursive way independently in [ 11 and [ 113. Nonrectangular data windowing can be embodied in the time-recursive implementation of the shori time fourier transform (STFT) and the time-recursive design can be generalized for multiple dimensions [21] .
The term "time-recursive'' has first appeared in [XI in the context of real-time data compression. Unlike adaptive filtering and spectrum estimation, where a sliding transform is desired, in data compression schemes the transform coefficients have to be evaluated in a block by block manner. The subtle point in the real-time, time-recursive implementation of the block transforms hinges on the fact that the operators need to evaluate one result per time unit,l while an operator in the fully parallel and pipelined FFT needs to produce one result every N time units. Apparently, this is the reason that has discouraged the use of time-recursive computation in data coding until recently [XI, [5] . The situation has been changed due to the advances in the VLSI technology that penalize more the global communication than the requirement for short internal clock cycle. In particular, note that the FFT-based architectures that employ global interconnection butterfly networks require area 0 ( N 2 ) [35, pp. 216-2191 , while the recursive computation in [15] has only 0 ( N ) complexity. As a side effect, the speed of a (VLSI implemented) operator can match the input data rate, by adjusting the length of the clock cycle 171, [SI. As long as this synchronization constraint is satisfied for a real-time application, area minimization becomes the major concern in the design, while latency and power consumption should confine with application dependent restrictions. Under this light, the success of the time-recursive VLSI circuits in evaluating block transforms and the promise they show are mainly justified, apart from the modularity, regularity, and scalability of the design, by virtue of the area optimality property and the communication locality property. This has been clearly demonstrated recently for a number of individual examples, DCT being the most prevalent among them. Descriptions of the architecture details, complete VLSI layout floor plans, discussions on the finite word-length implementation effects, as well as comparisons with competent techniques have been provided [8] , [22] , [7] , [5] , [30] . Furthermore, the time-recursive architectures are very efficient for separable multidimensional data transforms. ' The time umt is the time that lapses between two adjacent input data.
1053-587X/95$04.00 0 1995 IEEE In particular, the implementation cost is linear in terms of operator courts and the communication requirement remains local. The induction procedure for designing multidimensional architectures based on the 1-D ones is described in [21] and [23], while a detailed example is given in [8] .
The purpose of this paper is to identify the scope of applicability of the time-recursive computation, so that the exploitation of the well established advantages of this technique becomes feasible for the widest possible spectrum of applications. We establish an architectural framework for parallel time-recursive computation. We show that all the aforementioned algorithmic and architectural designs exhibit a common infrastructure. We consider a class of linear operators that consists of the discrete time, time invariant, compactly supported, but otherwise arbitrary kernel functions. We specify the properties of the linear operators that can be implemented efficiently in a time-recursive way. Based on these properties, one can develop a time-recursive architectural implementation for a given operator in a routine way. See, for example, [12], [13] . Here, we briefly interpret the results presented in [12] regarding the modulated lapped transform (MLT) [24] , [26] , oftentimes referred in the data coding community as modified DCT (MDCT) [17] .
The rest of this paper is organized as follows. In Section 11, we introduce some terminology. In Section 111, we study the time-recursive algorithmic structures and their properties. In Section IV, we focus on the architectural implementation of time-recursive architectures. In Section V, we briefly discuss the special features pertinent to block data transforms. We conclude withi Section VI. In the Appendix, we give the proofs of some lemmas that are stated in the course of the paper.
PRELIMINARIES hl
In many signal processing applications the key computation consists of a mapping operator [ho
z(.) -+ X ( .), which (operates on the semi-infinite sequence of scalar data x(.) and produces the sequence X ( . ) as follows:
Note that all FIR filters can be considered as this type of computation. This is also true for a number of data transforms. For example, the lcth frequency component of the N-point DFT is obtained for h, = e--3(2m/N)kn.
. . . hlv-11
with a function f ( . ) , for which the values at the points 0,1, . . , N -1 are the prescribed coefficients h, = f ( n ) , n = 0,1, . . . , N -1. In the sequel, we will use the term kernel function or siimply kernel for this function f ( . ) . For example, the kernel f ( n ) = ecun is associated to the operator [ecun, n = 
For example, the lcth frequency component of the N-point DIT can be extracted as follows [31] :
1)ESIGN OF m E -m C U R S I V E ALGORITHM

A. Shifi Property
In the course of our study, we will see that all mapping operators specified in (1) can be implemented in a timerecursive way. Nevertheless, such an implementation is not always attractive compared to feed-forward ones.
Let us first introduce the shzjiproperty of kernel groups. With the following lemma, we specify a family of kernels and kernel groups that can be implemented time-recursively in a way that will be determined shortly. 
Suppose this is available at the time instant t + 1. For the quantities X p ( t + l ) , p = 0,1, e . . , A 4 -1 we have 
The mapping operators generated by this linearity property supplement the family of the operators that can be computed in a time-recursive way dictated by Lemma
where p = 0,1, . . . , M -1. If we assume knowledge of the boundary values {f,(O),f,(N),q = 0,1,...,M -l}, the algorithm specifield in (4) will become the update computation we were after. Equation (2) implies that knowledge of f (N) yields f (0). Furthermore, note that if R is nonsingular, 0
Corollary 1: A kernel group f(.) that satisfies SP can be 1) Compute the matrix R by evaluating f(n -1) and using 2) Evaluate f(n) at the points n = 0 and n = N.
3 ) At each time instant t evaluate (4).
knowledge of f (0) yields f ( N ) .
implemented time-recursively as follows:
(2).
Note tha; the first two steps of the above algorithm belong to the initialization phase (off-line computation).
J.L.
One provides a basis of kernel functions so that every mapping operator of finite length can be expressed as a line& combination of the basis functions.
C. Systematic Design I B. Scope of Time-Recursive Computation
SP is addressed by Lemma 3.2:
In what follows, we summarize the steps to be taken in order in a time-recursive manner. We assume here that the given operator be expressed by inspection (and use of L~~~
The issue of specifying a of groups that to formulate the computation specified by a mapping operator . . . h~-l ] for which we have the following linear
where 4(.) and +(.) are kernel functions that satisfy SP. Since we have
where { & ( n ) } is a set of kernel functions that satisfy the shift property S P and {ez} is a set of known constants.
Step 1: Specify the kernel groups f,(.) in which the kernel functions $,(.) belong. For example, if $z(n) = n2 then, according to Lemma 3.2, Statement 3, we get f,(n) =
Step 2: For each kernel group f,(.) use (2) in order to compute the matrix of parameters R, and evaluate f,(n) at the points n = 0 and n = N .
The outcome of this design procedure is the following algorithm: 1) Evaluate (4) in order to obtain X z ( t + l), where X , ( t )
2 Detailed examples along the lines of this procedure are discussed in [ll] and [lo] .
D. Mapping Operator Decomposition
If the mapping operator is not specified in the form (6) , for example, if we are given the vector of the coefficients instead of a closed-form expression, an elaborate technique must be employed in order to obtain the linear expression required as the input of the design procedure. For any mapping operator a number of different time-recursive realizations exist, since the above mentioned decomposition is not unique. Given a mapping oper,ator, we would like to obtain the optimal timerecursive implementation in terms of the architectural cost. Unfortunately., this is not an easy problem, since a variety of ad hoc designs may exist for a specified operator. Here, we address the question of optimality with respect to the number of kernels that are used in a linear decomposition of a given mapping operator.
Lemma 3.3: The size of the smallest kernel group that can be used to implement the mapping operator [ho 
From (8) and (9), we get the linear decomposition of the mapping operator coefficients h, = cf(n). Therefore, the time-recursive implementation of the mapping operator can be based on the kernel group f(.). In our construction, the size of the kernel group M is equal to the order of the realization Thus, by using Lemma 3.3 we can obtain a time-recursive algorithm for an arbitrary mapping operator based on the minimum number of kernels. The extended algorithm design procedure is dlescribed in the following subsection.
{A, b, cl. 
Design Procedure Supplement
Input: The mapping operator hl
Step 0.1: Compute the quantities A, b, and c in (8) [18] , [201.
Step 0.2: Use the similarity transform that will yield {A, b, c} in the modal canonical form. 3 Step 0.3: Calculate the closed-form expression for the operator coefficients.
The expression specified in Step 0.3 can be used as the input in the design procedure described in Section 111-C.
Note that Step 0.1 returns a state space description of an LTI system in the controller canonical form. By transforming this system in the modal canonical form we are able to compute the closed form of the elements in matrix A" (since this is a block diagonal matrix where the blocks are either rotation matrices or real scalars). Consequently, Step 0.3 can be carried out by simple algebraic manipulations.
In conclusion, the above design procedure yields a realization for which the associated matrix R, first, has the minimum possible size, and second, it is block diagonal with block elements either real scalars or 2 x 2 plane rotation matrices. In Section IV, we will see that both of these features are very desirable for 1 he architectural implementation.
F. Difference Equation Properly
cA"b, n = 0,1, 
with specified initial conditions f q ( n ) , n = -1, -2, The proof of this Lemma is given in the Appendix.
satisfies SP.
Iv. DESIGN OF TIME-RECURSIVE ARCHITECTURE
A. Lattice Architecture Design for Mapping Operators
In Section 111, we introduced a unifying approach for formulating the computation specified by a mapping operator in a time-recursive manner. A key role in this formulation is played by the evaluation of the expression in (4). The architectural implementation of (4) will have a lattice structure if the size of thie associated kernel group is M = 2 (see Fig. 2 ). An example of this architecture appears in [22] . In an abuse of terminology, we will cdl lattice architecfuresl the architectures that implement (4) regardless of the size of the kernel group. The lattice architecture that implements a kernel group of size M = 3 is depicted in Fig. 3 . The overall architecture design is completed by a simple weighted-sum circuit that evaluates (7). We can observe that this architecture consists of M two-tap FIR filters and a M x M weighted interconnection network with M feedback loops. The total cost of this structure is no more than M 2 + 2M multipliers and M ( M -1) + 2M = M 2 + M two-input adders. The weighted-sum circuit consists of M multipliers and M -1 adders. The cost of the overall implementation is given on Table I (lattice architecture).
The M x M weighted interconnection network is characterized by the matrix R specified in (10). If we follow all five steps of the design procedure described in Sections ITI-C and ID-E, the matrix R will be block diagonal with blocks consisted of plane rotations. Consequently, we can implement the interconnection network very efficiently, with locally interconnected rotation circuits. The latter can be realized either with CORDIC processors [16] or with distributed arithmetic techniques [34] . The cost for implementing a mapping operator with this approach is shown on Table I (latticehodal). Furthermore, with this setup we can exploit the fact that the absolute values of all the eigenvalues of a lossless system have the same magnitude [36], [37] . The lossless QMF bank implementation presented in [ 111 takes advantage of this fact to reduce the number of multipliers to be implemented.
B. Periodicity Property
there are two constants D1 and D2 such that the relation With regard to the structure depicted in Fig. 3 , suppose that XP(t) = DpX0(t) (14) is true for p = 1 , 2 and t = 1 , 2 , . . . . Then, one can verify that the three two-tap filters in Fig. 3 can be replaced by the structure shown in Fig. 4(a) . The corresponding circuit for M = 2 is given in Fig. 4(b) . In this way, M -1 multipliers and an equal number of adders are saved. Obviously, the same modification can be applied for a kernel group of arbitrary size. The resulted cost metrics are depicted in Table I (case  b) . In Lemma 4.1, which follows, we state a condition on the kernel functioiis that imply (14) and consequently the savings mentioned above can be obtained. First, let us introduce the periodicity property of kernel groups. An example of kernel group that satisfies P P is the one that consists of the DCT and DST kernels
Dejinition:
A kernel group f(.) = [fo(.) f l ( . ) ...
C. IIR Architecture Based on Shift Property
The lattice architecture we have seen in Section IV-A constitutes a direct translation of (4) into an architectural implementation. If a transfer function approach is adopted instead, we obtain an IIR filter structure implementation for (1) [23]. In this subsection, we show how we can specify the IIR implementation of a kernel group based on the shift property, while the IIR architecture design based on the difference equation property is the subject of the following subsection.
The ZZR architecture often involves less implementation cost in comparison to the lattice one, especially if the associated kernel group exhibits the periodicity property we have seen in the previous subsection. The proof is given in the Appendix. As a direct consequence of this Lemma we have the following corollary.
be a kernel group of size M that satisfies PP. Then, the transfer function Elp(.) of the linear system that models (4) is where U ( . ) and bb(z) are specified in Lemma 4.3, and S is the constant specified in (15) .
For the sake of clarity, we will consider the special case of a kernel group of size M = 2 in detail. Let H p ( z ) be the transfer function of the linear system that models the mapping operators The architectural implementation resulting from (16) is shown in Fig. 5 , while for the case where the periodicity property is satisfied, the architecture associated to (18) is depicted on Fig. 6 . We observe that the IIR architecture consists of a feedback structure with M = 2 delay elements. The parameters di,i = 1 , 2 and n,,,i = O , l , j = 0 , 1 , 2 , 3 are given by the expressions shown in (19) , at the bottom of the page.
D. IIR Architecture Bused on Difference Equation Properly
An alternative approach to the problem of designing the IIR architecture is based on the defining equation of X,(t) (3) and the difference equation property of the kernel group introduced in Subsection III-F. In more concrete terms, we can compute the 2 transform of a kernel function fp(n) based on the difference equation (13) and then calculate the transfer function of the system specified by (3). The following lemmas describe how we can obtain the desired transfer function if we are specified the difference equation parameters. The special case of a difference equation of order M = 2 is first considered, the reason being both its importance for a number of practical applications [23] and its simplicity. 2) The condition for some constant S. Then, the transfer function H P ( z ) of the system specified in (3) is given by (18) , where a ( . ) and b i ( z ) are specified in (23) and S in (24) .
We may observe that (24) has the same effect on the IIR architecture with (15) , the defining equation of the periodicity property for ,a kernel group. This fact suggests the following extension of the definition of the periodicity property:
DeJinition: We shall say that a kernel function $ ( e ) satisfies the periodicity property (PP) if there is a positive integer M and a nonzero constant S such that
is satisfied. Interestinglly, (15) and (24) imply the following corollary.
Corollary 4:
If a kernel group satisfies the periodicity property, then the ratio value S in (15) will be either S = 1 or s = -1.
E. IIR Architecture Design for Mapping Operators
Thus far, we have discussed the procedure for computing the transfer function that is associated to a given kernel group. We have shown how this transfer function is determined from two different starting points: the matrix difference equation (2) and the scalar difference equation (13) . In the sequel, we will consider the implementation of the associated mapping operator, which is the goal of our construction. As a direct consequence of (7) ( z ) , and b i ( 2 ) are described by Lemma 4.3 or by Lemma 4.5, depending on the specifications we are given. In a similar way, based on Corollaries 2 and 3, one can show that for the case where the associated kernel group satisfies the periodicity property the transfer function we were after is:
where the expressions of a ( . ) and b;(z) are specified as above.
We conclude our discussion on IIR architectural implementations with some comments on the implementation cost! For the denominator U(.) in (25) we need M multipliers and M adders. For the two numerators of this expression we need 2M multipliers and 2 ( M -1) adders. An additional adder is needed for the addition in (25). If the periodicity property is satisfied, the implementation of the numerator in (26) requires M multipliers and M -1 adders. Note that no multiplier is needed for the factor S , since the constant S takes values in { 1, -l}. The overall cost is shown in Table I Table I will yield the following conchusion: The IIR architecture is better if the periodicity property is satisfied by the underlying kemel group, while the lattice architecture is appropriate for the cases where the above property is not satisfied. Note that the implicit assumption we have made is that only one kernel function from the associated kemel group participated in the linear expression that specifies the mapping operator in consideration (cf. (6)).
v. IMPLEMENTING SLIDING AND BLOCK TRANSFORMS
An N x N data transform can be viewed as a bank of N mapping operators of length N . A time-recursive implementation of these operators yields a locally interconnected, modular, regular, and scalable with N design with linear cost O ( N ) (in terms of operator counts). In particular, the constant term underlying the asymptotic cost expression can be made linear in terms of the associated kemel group size M , as manifested by the figures in Table I , resulting in the more accurate expression of O ( M N ) . In the introductory Section I, we distinguished between the sliding and the block transforms. We observe in Table I that such classification reflects different implementation costs. This is justified as follows.
The output of the operators that implement a block transform are sampled at the time instances t = 0, N , 2 N , . . . .
Consequently, between two adjacent sampling instances we compute N -1 pieces of data that are neglected. The only purpose of this computation is to have a transition phase to computing the data output at the next time instance that is a multiple of N . Consider now the computation of the first valid output that is at time instant t = N . The scenario for producing this output amounts to initializing the memory elements of the time-recursive structure at t = 0 and feeding the N first input samples. If we reset (to 0) the memory elements periodically with period N , we can periodically imitate the computation of the initialization phase, while being able to produce all the useful output data. The consequence of this observation is a simplification of the time-recursive design for the operators in block transforms: the delay element x -~ will never deliver a nonzero quantity and therefore it should be replaced by 0 in (25) and (26) (as well as in (16), (18), (21), and (23)).
The architecture designs need to be changed accordingly. For 4The IIR structure we consider throughout this paper is the well known type-l realization and the cost analysis that follows is based on this fact. Nevertheless, any one of the known filter realizations can be used for implementing the transfer functions we specify in this subsection. example, both IIR structures in Fig. 5 and 6 reduce to the one in Fig. 8 .
Similarly, the lattice structure in Fig. 2 reduces to the one in Fig. 7 . A specific instance of this class of circuits, namely the DFT W structure, is the well known Goertzel filter [14] , Observe that the periodicity property has an interesting interpretation in this context: if the mapping operators that implement a data transform satisfy PP, the implementation cost of the block transform is almost identical (it differs by one adder) to the one of the sliding transform.
Note also that the decimation in Fig. 8 lets a substantial part of the circuitry operate at minimum rate (that is N times lower than the input data rate).
Finally, an important consequence of the periodical reseting we mentioned above is the elimination of the accumulated round-off error. In this way, limit cycles and other problems of numerical nature associated with the use of finite wordlength in the recursive structure are avoided [23], [7] . The algorithm design procedure suggested in Sections 111-C and 111-E, along with the cost figures in Table I , can be used as design guides. Based on this background, a time-recursive architecture of a given mapping operator can be routinely obtained. An example of this design procedure has been presented in [12] regarding the modulated lapped transform (MLT) [24] , [26] and an extended lapped transform (ELT) [25] , [26] with N basis vectors of length 4N each. Table I1 depicts cost metrics associated with time-recursive and feed-forward architectures for sliding and block MLT and ELT. We denote with U the time unit that is equal to the time that lapses between two consequent input samples. All operations acting on a single PI, [31. input sample lhave to be performed in time no longer than U , or else the data processing rate cannot match the input data rate. This is iratructive for the delays5 allowed to the different operators, as shown in Table 11 , under the column labeled "basic pipeline rate." In case these conditions are not met, look ahead techniques [32] , [33] should be used to improve the speed with the trade-off of complexity. An instance of this trade-off is discussed in [7] . In Table 11 , operator counts are also specified. All expressions corresponding to feed-forward implementations are based on the fast algorithms derived by
. The VLSI layout of the operators that can be used for implementing the two architectural schemes have to be taken into account before one is able to choose between a time-recursive and a feed-forward realization. Nevertheless, comparison tables such as Table I1 can be used as guides for the choice of VLSI operator instantiations, in the perspective of the trade-off between the two architectural schemes. Note that unlike feed-forward fast transform implementations, in time-recursive: architectures the locality property allows not only bit-serial implementations, but also bit-parallel ones. Furthermore, the throughput of the overall implementation can be enhanced with the use of pipelining. More detailed information on operator instantiations that have been proven useful in timerecursive architectures and comparisons with competent techniques at this level can be found in 
VI. CONCLUSION
In this paper, a unifying architectural framework for parallel, time-recursive computation is established.
The structure of the realization of a given mapping operator is dictated by the decomposition of the latter with respect
We assume there is no further fine-grain pipelining for both time-recursive and feed-forward architectures. 
MLT
ELT
to proper basis functions. Three properties of these functions that are instructive for the architecture design are the ship property (SP), the di8erence equation property (DEP), and the periodicity property (PP). The design of a lattice architecture can be based on SP and the design of an IIR architecture can be based on either SP or DEP. PP yields a cost reduction and it should be involved in the decision-making for choosing between the two candidate architectural options. The timerecursive architectures associated to block transforms are simpler from the corresponding ones associated to sliding transforms. A comprehensive overview of the above results is given in Fig. 9 . With the help of this diagram, the most efficient among the time-recursive realizations can be easily determined and compared to competent feed-forward alternatives. For demonstrating this concept, realizations of the MLT and an ELT have been briefly commented.
Application areas for this framework include real-time data compression, adaptive filtering and spectrum analysis. Although focused on architectural implementations, the developments in this work are equally useful for uniprocessor algorithmic implementations of sliding transforms.
APPENDLX
Consequently, from the Z transform of (14) we get
Proof of Lemma 3.4: We will proceed with the proof by showing that there are algorithms for the following computations: For the computation in Step 3, we follow four steps: first, compute the quantities f ( n ) ,
..,-M and (13). Since we havef(n) = ANb, the controllability matrix specified by the unknown quantities {A, b} will be [18] 
Second, by using relation (12), find the controller canonicalform system matrix A, and output vector b,. So, the controllability matrix of the controller canonical form is obtained
Since this is true for every z in some open interval, the latter implies for p = 1,2, or equivalently which in tum is equivalent to (15) . On the other hand, suppose that (15) is satisfied by a kernel group specified by (5) with b = eJp. If 1/S is the value of the ratio in (15) , then the latter implies:
The left-hand side expression can also be written as
Third, compute the matrix T that defines the similarity transform where P = 0,1. Therefore, we have either Cop = Cip,P = or j3 = j ( k x / N ) . Since the first condition yields coocl1 -colclo = 0, the alternative must be true. In turn, the above {A,, b,} + {A = T-'A,T, b = T-'b,} (27) result implies 1 S by using the relation [18] -= cosPN = c o s h = ( -1 ) k .
T = C,C-'
Fourth, the quantities {A, b} are computed by the relations specified in (27). The computation in Step 4 is as follows: from the knowledge of {A, b}, we obtain the corresponding pair in controller canonical form {A,, b,} [18] . The desired coefficients y1,y2,..* , y~ can be obtained from the elements of the first row of the matrix A, by using (12). The initial values f (-1), f (-a), . . . , f ( -M ) can be obtained by simply evaluating the expression f ( n ) = A"b for n = -1, -2, . . . , -M.
Proof of Lemma 4.1 : We will consider here the special case of M = 3. The proof can be easily generalized for arbitrary values of M .
One can verify that the transfer functions from the input to the points X o ( t ) , Xl(t), and X2(t) in Fig. 3 , respectively, are 
This variation of the Z transform is appropriate for the frequency domain representation of the kernel functions we consider here, since these functions are defined on a bounded segment of the time axis. On the other hand, we will use the unilateral Z+ transform as the frequency domain representation of the input signal x ( t ) and the output signalX(t), since these signals are defined on the semi-infinite sequence of time instances t = 0,1,. . . . By taking the Zn transform of both sides of (20) , using (34), and solving for F ( z ) , we obtain (36), as given at the top of the page. and therefore, the transfer function we were after is If we substitute the expression (36) of F ( z ) in the above we obtain the transfer function specified in (21) .
Proof of Lemma 4.5: One can verify that 4 where the Z N transform is defined by (33) and F ( z ) = Z~{ f~( n ) } . By taking the Z , transfom of (13), using (39) and solving for F ( z ) we obtain the second equation shown at the top of the previous page.
By substituting this expression in (38) , we obtain (23).
